


VOSM520 System-on-Module



Product Brief

The VOSM520 system-on-module is powered by the MediaTek MT8371 edge AI processor, which integrates an octa-core CPU, an Arm Mali-G57 MC2 GPU, and MediaTek's 8th-Gen NPU. It delivers up to 10 TOPS of computing power to accelerate advanced AI workloads—including object detection, image classification, speech recognition, and on-device generative AI and large language models (LLMs). The module supports 4K@30 H.265/H.264 video encoding and 4K@60 H.265/H.264/VP9 video decoding. Its robust display capabilities drive dual independent 2.5K60 screens or a single ultrawide 5K60 display, making it perfectly suitable for smart retail, digital kiosks, healthcare, and entertainment applications. The image signal processor (ISP) supports configurations of a single 16MP camera, operating at 30fps.

Connectivity options include Gigabit Ethernet on the module itself, with Wi-Fi and Bluetooth support on the carrier board. In addition, a comprehensive set of I/O ensures versatility for diverse IoT scenarios.

VOSM520 features LGA packaging that allows for direct welding, eliminating the need for additional connectors. Additionally, it is Open Standard Module (OSM) V1.1 compliant, enabling seamless integration into various products.

Features and benefits

VOSM520	
	High-performance, low-power edge AI processor
	Up to 10 TOPS NPU for efficient real-time inference
	4K@30 & 4K@60 H.265/H.264 encoder & decoder
	ISP for single 16MP @30fps camera
	Rich I/O: USB, UART, SPI, GPIO, PCIe, I ² C, PWM
	GbE on module, Wi-Fi & BT on the carrier board
	Android and Yocto systems supported
	OSM Size-L (45mm x 45mm) compliant
	Extended service life (7+ years)

Application Scenarios



Smart Cities



AIDC (handheld)



Industrial HMI



Smart Home



Industrial IoT





Smart Retail

VOSM520 System-on-Module Datasheet

Specifications			
System	CPU	MTK MT8371 (G520), Dual-core Arm Cortex-A78 (2.0~2.2GHz), Hexa-core Arm Cortex-A55 (1.8~2.0GHz)	
	GPU	Arm Mali G57 MC2 GPU, 880MHz, Supports OpenGL ES 3.2, Vulkan 1.1, OpenCL 2.2	
	NPU	MediaTek 8 th -Gen NPU (MDLA5.3, GenAI), Up to 10 TOPS	
	Memory	8GB LPDDR5	
	Storage	64GB UFS 3.1 (Optional: 128GB)	
Communication	Ethernet	GbE MAC (TSN)	
Media	Video processing	4K30, H.265/H.264 video encoder	4K60, H.265/H.264/VP9 video decoder
	Image processing	1 x ISP (3A, NR, AI-FD, LSC, Warp Engine) Single camera: 16MP @30fps	
Power	Input	5V/2A DC input	
	Consumption	Idle current: 130mA @5V DC	Operating current: 600mA @5V DC
Miscellaneous	RTC	Supported	
Software	Operating system	Android, Linux Yocto	
	Device management	BlueSphere MDM (Optional for Android version)	
Mechanical	Dimensions	45mm x 45mm (OSM Size-L)	Packaging: LGA
Environment Condition	Temperature	Operating: -20°C ~ +60°C Optional: -40°C ~ +80°C	Storage: -40°C ~ +80°C
	Humidity	5%~95% RH (Non-condensing)	

I/O			
Display (Dual display support, up to 3840 x 2160@60Hz)	1 x 4-Lane MIPI DSI, up to 5120 x 2160@60Hz / 2560 x 1600@120Hz		
	1 x 4-Lane eDP 1.4, up to 5120 x 2160@60Hz / 2560 x 1600@120Hz		
	1 x 4-Lane DP 1.4a/USB3.0 Host, up to 5120 x 2160@60Hz / 2560 x 1600@120Hz		
Camera	2 x 4-Lane MIPI CSI-2		
USB	1 x USB 3.0 Host, 1 x USB 3.0 Host/DP 1.4a	3 x USB 2.0 Host	1 x USB 2.0 OTG
ADC	2 x ADC input		
RGMII (Ethernet)	1 x RGMII/RMII		
PCIe	1 x 1-Lane PCIe 2.0		
SPI	2 x SPI		
Debug UART	1 x UART for debugging (1.8V level)		
Communication UART	3 x UART (1.8V level)		
I ² S	2 x I ² S		
I ² C	2 x I ² C		
PWM	3 x PWM		
GPIO	29 x GPIO		
SDIO	2 x 4-Bit SDIO V3.0		
JTAG	Supported		
Button Signal	System reset, Forced recovery, Power on		

Product Outlines



Parameter	Min.	Max.	Unit
AVDD18_EDPTX	-	1.98	V
AVDD18_PCIE	-	1.98	V
AVDD18_PLLGP_3H	-	1.98	V
AVDD18_PLLGP_4H	-	1.98	V
AVDD18_PLLGP_4H_APU	-	1.98	V
AVDD18_PROC	-	1.98	V
AVDD18_SSUSB_P1	-	1.98	V
AVDD18_SSUSB_P2	-	1.98	V
AVDD18_SSUSBDP_P1	-	1.98	V
AVDD18_SSUSBDP_P2	-	1.98	V
AVDD18_USB_P0	-	1.98	V
AVDD18_USB_P1	-	1.98	V
AVDD18_USB_P2	-	1.98	V
AVDD18_USB_P3	-	1.98	V
AVDD18_USB_P4	-	1.98	V
AVDD18_UFS	-	1.98	V
AVDD18_VOWPLL	-	1.98	V
AVDD18_WBG	-	1.98	V
AVDD33_USB_L	-	3.22	V
AVDD33_USB_R	-	3.22	V
AVDD12_EMI	-	1.32	V
AVDD18_EMI	-	2.1	V
DVDD_APU	-	0.99	V
DVDD_CORE	-	0.88	V
DVDD_GPU	-	0.935	V
DVDD_PROC_B (power input for big core)	-	1.155	V
DVDD_PROC_L (power input for little core)	-	0.99	V
DVDD_SRAM_APU	-	0.99	V
DVDD_SRAM_CORE	-	0.88	V
DVDD_SRAM_GPU	-	0.935	V
DVDD_SRAM_VADSP	-	0.88	V
DVDD_SRAM_PROC_B	-	1.155	V
DVDD_SRAM_PROC_L	-	1.1	V
DVDD18_IOCAM	-	2.1	V
DVDD18_IOLEFT	-	2.1	V
DVDD18_IOBOTO	-	2.1	V
DVDD18_IORIGHT	-	2.1	V
DVDD18_IOPMIC	-	2.1	V
DVDD18_VQPS	-	1.98	V

Parameter	Min.	Max.	Unit
DVDD18_MSDC1	-	2.1	V
DVDD18_MSDC2	-	2.1	V
DVDD30_MSDC1	-	3.45	V
DVDD30_MSDC2	-	3.45	V

Recommended Operating Conditions

You are recommended to operate the module in the following conditions to achieve optimized performance of the module.


Parameter	Min.	Typ.	Max.	Unit	
Voltage of the SOM Module (VCC_IN_5V)	4.8	5	5.2	V	
Voltage of the RTC (SOM V_BAT)	2.2	3	3.6	V	
Voltage of the Carrier (VCC_IO_OUT)	1.7	1.8	1.85	V	
Voltage of LPDDR5 (x) DRAM	AVDD075_EMI	0.817	0.86	0.903	V
	AVDDQ_EMI	0.47	0.5	0.57	V
	VDD2H_EMI	1.01	1.05	1.12	V
	DVDD_DDRPHY	1.01	1.05	1.12	V
AVDD075_DRVDSI	0.7125	0.75	0.7875	V	
AVDD12_AUXADC	1.14	1.2	1.26	V	
AVDD12_CKSQ	1.14	1.2	1.26	V	
AVDD12_CKBUF_UFS	1.14	1.2	1.26	V	
AVDD12_CSI	1.14	1.2	1.26	V	
AVDD12_DSI	1.14	1.2	1.26	V	
AVDD12_EDPTX	1.14	1.2	1.26	V	
AVDD12_PCIE	1.14	1.2	1.26	V	
AVDD12_PLLGP_3H	1.14	1.2	1.26	V	
AVDD12_PLLGP_4H	1.14	1.2	1.26	V	
AVDD12_PLLGP_4H_APU	1.14	1.2	1.26	V	
AVDD12_SSUSB_P1	1.14	1.2	1.26	V	
AVDD12_SSUSB_P2	1.14	1.2	1.26	V	
AVDD12_SSUSBDP_P1	1.14	1.2	1.26	V	
AVDD12_SSUSBDP_P2	1.14	1.2	1.26	V	
AVDD12_UFS_RX	1.14	1.2	1.26	V	
AVDD12_UFS_TX	1.14	1.2	1.26	V	
AVDD12_USB_P0	1.14	1.2	1.26	V	
AVDD12_USB_P1	1.14	1.2	1.26	V	
AVDD12_USB_P2	1.14	1.2	1.26	V	
AVDD12_USB_P3	1.14	1.2	1.26	V	
AVDD12_USB_P4	1.14	1.2	1.26	V	
AVDD12_WBG	1.14	1.2	1.26	V	

(To be continued...)

Parameter	Min.	Typ.	Max.	Unit	
AVDD18_AUADC	1.71	1.8	1.89	V	
AVDD18_AUXADC	1.71	1.8	1.89	V	
AVDD18_CKSQ	1.71	1.8	1.89	V	
AVDD18_DSI	1.71	1.8	1.89	V	
AVDD18_EDPTX	1.71	1.8	1.89	V	
AVDD18_PCIE	1.71	1.8	1.89	V	
AVDD18_PLLGP_3H	1.71	1.8	1.89	V	
AVDD18_PLLGP_4H	1.71	1.8	1.89	V	
AVDD18_PLLGP_4H_APU	1.71	1.8	1.89	V	
AVDD18_PROC	1.71	1.8	1.89	V	
AVDD18_SSUSB_P1	1.71	1.8	1.89	V	
AVDD18_SSUSB_P2	1.71	1.8	1.89	V	
AVDD18_SSUSBDP_P1	1.71	1.8	1.89	V	
AVDD18_SSUSBDP_P2	1.71	1.8	1.89	V	
AVDD18_USB_P0	1.71	1.8	1.89	V	
AVDD18_USB_P1	1.71	1.8	1.89	V	
AVDD18_USB_P2	1.71	1.8	1.89	V	
AVDD18_USB_P3	1.71	1.8	1.89	V	
AVDD18_USB_P4	1.71	1.8	1.89	V	
AVDD18_UFS	1.71	1.8	1.89	V	
AVDD18_VOWPLL	1.71	1.8	1.89	V	
AVDD18_WBG	1.71	1.8	1.89	V	
AVDD33_USB_L	2.92	3.07	3.22	V	
AVDD33_USB_R	2.92	3.07	3.22	V	
AVDD12_EMI	1.14	1.2	1.26	V	
AVDD18_EMI	1.7	1.8	1.95	V	
DVDD_SRAM_ADSP	Digital power input for ADSP	0.76	0.8	0.84	V
		0.71	0.75	0.7875	V
DVDD_APU	Digital power input for APU	0.855	0.9	0.945	V
		0.7125	0.75	0.7875	V
		0.5225	0.55	0.5775	V
DVDD_CORE	Digital power input for Vcore	0.76	0.8	0.84	V
		0.68875	0.725	0.76125	V
		0.6175	0.65	0.6825	V
		0.57	0.6	0.63	V
		0.5225	0.55	0.5775	V

Parameter	Min.	Typ.	Max.	Unit	
DVDD_GPU	Digital power input for GPU	0.797	0.85	0.918	V
		0.703	0.75	0.81	V
		0.609	0.65	0.702	V
		0.539	0.575	0.621	V
DVDD_PROC_B	Digital power input for Big Core	0.9975	1.05	1.1025	V
		0.855	0.9	0.945	V
		0.7125	0.75	0.7875	V
DVDD_PROC_L	Digital power input for Little Core	0.5225	0.55	0.5775	V
		0.855	0.9	0.945	V
		0.7125	0.75	0.7875	V
DVDD_SRAM_APU	Digital power input for APU SRAM	0.5225	0.55	0.5775	V
		0.855	0.9	0.945	V
DVDD_SRAM_CORE	Digital power input for Core SRAM	0.7125	0.75	0.7875	V
		0.76	0.8	0.84	V
DVDD_SRAM_GPU	Digital power input for GPU SRAM	0.7125	0.75	0.7875	V
		0.797	0.85	0.918	V
DVDD_SRAM_PROC_B	Digital power input for Big Core SRAM	0.703	0.75	0.81	V
		0.9975	1.05	1.1025	V
		0.95	1	1.05	V
DVDD_SRAM_PROC_L	Digital power input for Little Core SRAM	0.7125	0.75	0.7875	V
		0.9975	1.05	1.1025	V
		0.95	1	1.05	V
		0.7125	0.75	0.7875	V
DVDD18_IOCAM	1.71	1.8	1.89	V	
DVDD18_IOLEFT	1.71	1.8	1.89	V	
DVDD18_IJBOTO	1.71	1.8	1.89	V	
DVDD18_IORIGHT	1.71	1.8	1.89	V	
DVDD18_IOPMIC	1.71	1.8	1.89	V	
DVDD18_MSDC1	1.71	1.8	1.89	V	
DVDD18_MSDC2	1.71	1.8	1.89	V	
DVDD18_VQPS	1.71	1.8	1.89	V	
DVDD3_MSDC1	Digital power input for MSDC1	1.71	1.8	1.89	V
		2.7	3	3.15	V
DVDD3_MSDC2	Digital power input for MSDC2	1.71	1.8	1.89	V
		2.7	3	3.15	V

Pinout



In the tables below:

- * **Pin** refers to the pin number defined by OSM as shown in above figure.
- * **Signal** refers to the pin name used by Vantron.
- * **CPU Pad Name** refers to corresponding pad name on the MTK Genio 520 CPU.
- * Certain signals are derived from additional ICs and the corresponding IC names are provided.
- * Unless otherwise explicitly stated, the I/O level is 1.8V.

Pin*	Signal*	CPU Pad Name*	Description
U19	BOOT_SEL0#		UFS: BOOT0-->L, BOOT1-->L
R18	BOOT_SEL1#		SPI: BOOT0-->H, BOOT1-->L eMMC: BOOT0-->L, BOOT1-->H
V17	CARRIER_PWR_EN	GPIO05	HW: SYSRSTB#; SW: CARRIER_PWR_EN_A (PU 1K)
T17	FORCE_RECOVERY#	KPCOLO	FORCE_RECOVERY# (PU 10K)
AA9	PWR_BTN#	PERKEY (MT6365)	POWER KEY (4.2V voltage) 0=active; 1=in-active (PU 47K)
W17	RTC_PWR	VRTC28 (MT6365)	RTC power input (2.8V voltage)
U17	SYS_RST#	SYSRSTB	System reset
AB18, AA18	NC		No connection
M19	VCC_2_TEST	VPROC2 (MT6365)	DVDD_CORE
Y16	VCC_3_TEST	VGPU11, VGPU12 (MT6365)	DVDD_SRAM_CORE
Y20	VCC_4_TEST	VPU (MT6365)	AVDD075_EMI
Y3	VCC_5_TEST	VPROC1 (MT6365)	DVDD_GPU
C5	VCC_6_TEST	VBUCK1, VBUCK2 (MT6365)	DVDD_PROC_B
AA33	VCC_7_TEST	VMODEM (MT6365)	DVDD_PROC_L
B29	VCC_8_TEST	VCORE (MT6365)	DVDD_APU
Y17, Y8, Y9, Y10	VCC_IN_5V		5V power input for the module
Y11, Y25, Y26	VCC_IN_5V		5V power input for the module

Pin	Signal	CPU Pad Name	Description
Y27, Y28, AE4	VCC_IN_5V		5V power input for the module
AF4, AG4, AH3, AH4	VCC_IN_5V		5V power input for the module
AJ3, AJ4, AK4, Y19	VCC_IN_5V		5V power input for the module
U18	VCC_OUT_IO	VIO18 (MT6365)	1.8V IO power source output
D18, E15, E21, F16, F20, J16, J20, L18	GND		Ground
M16, M20, P18, R16, R20, V16, V20, Y18	GND		Ground
AA14, AA17, AA19, AA22, AB15, AB21	GND		Ground
A4, A7, A10, B2, B5, B8, B9, C11, D1, D5	GND		Ground
D8, E2, H2, H4, L2, L4, P2, P4, R1, U2	GND		Ground
U4, V1, W3, Y2, AA1, AA4, AA7, AA8, AA10	GND		Ground
AA11, AB3, AB6, AB9, AC4, AC7, AC10	GND		Ground
A26, A29, A32, B27, B28, B30, B33, C25	GND		Ground
C32, C35, D28, D34, F33, F35, G34, H32	GND		Ground
J33, J35, K34, M35, N34, T34, W34, AA25	GND		Ground
AA26, AA27, AA28, AA32, AB28, AB31	GND		Ground
AB34, AC27, AC30, AC33, AE34, AE2	GND		Ground
AG3, AL2, AH2, AK3, AF35, AH34, AJ35	GND		Ground
AL34, AM13, AM16, AM19, AN3, AM22	GND		Ground
AM35, AN6, AN9, AN11, AN15, AN18	GND		Ground
AN21, AN33, AP13, AP2, AP5, AP8, AP16	GND		Ground
AP19, AP22, AP25, AP28, AP31, AP34	GND		Ground
AR14, AR17, AR20, AR26, AR29, AR32	GND		Ground
T18	I2S_B_LRCLK	DMIC1_CLK	I ² S bus left/right clock
T19	I2S_B_BITCLK	DMICO_DAT0	I ² S bus bit clock
Y13	CARRIER_STBY#	GPIO12	Carrier board standby, active low
Y14	RESET_OUT#	GPIO13	Reset output, active low
AA13, AA2, N2	NC		No connection
J32	CSI_B_CLOCK_N	CSI1A_L2N_T1C	MIPI CSI B clock -
K32	GND		Ground
K33	CSI_B_CLOCK_P	CSI1A_L2P_T1B	MIPI CSI B clock +
L32	CSI_B_DATA0_N	CSI1A_L1N_T1A	MIPI CSI B differential data 0 -
M32	GND		Ground
M33	CSI_B_DATA0_P	CSI1A_L1P_T0C	MIPI CSI B differential data 0 +
N32	CSI_B_DATA1_N	CSI1B_L0N_T0B	MIPI CSI B differential data 1 -
P32	CSI_B_DATA1_P	CSI1B_L0P_T0A	MIPI CSI B differential data 1 +

(To be continued...)

Pin	Signal	CPU Pad Name	Description
P34	CSI_B_DATA2_N	CSI1A_L0N_T0B	MIPI CSI B differential data 2 -
R32	GND		Ground
R33	CSI_B_DATA2_P	CSI1A_L0P_T0A	MIPI CSI B differential data 2 +
T32	CSI_B_DATA3_N	CSI1B_L1N	MIPI CSI B differential data 3 -
T33	CSI_B_DATA3_P	CSI1B_L1P_T0C	MIPI CSI B differential data 3 +
AB25	CAM_B_SCL	SCL8	Camera B serial clock
AB26	CAM_B_SDA	SDA8	Camera B serial data
AE32, AL3, AL4, AM3, AM4, AM5	NC		No connection
AM6, AM7, AM10, AM8, AM9, AM23	NC		No connection
AM24, AM25, AM26, AM27	NC		No connection
AM28, AM29, AM30, AM31, AN2	NC		No connection
AN5, AN7, AN8, AN24 AN25, AN26	NC		No connection
AN27, AN28, AN29, AN30, AN31, AP10	NC		No connection
AP22, AP25, AP28, AP31, AP34, AR14	GND		Ground
AR17, AR20, AR26, AR29, AR32	GND		Ground
C2	CAM_MCLK	CMMCLK0	Camera main clock
G3	CAM_A_PWR	SCL5	Camera A power
G4	CAM_A_RST#	SDA5	Camera A reset, active low
B3	MIPI CSI A x 4 lanes (MPI CSI voltage)	CSI0A_L2P_T1C	MIPI CSI A clock -
B4		CSI0A_L2P_T1B	MIPI CSI A clock +
C1		CSI0A_L0P_T1A	MIPI CSI A differential data 0 -
B1		CSI0A_L0P_T0C	MIPI CSI A differential data 0 +
A2		CSI0B_L0N_T0B	MIPI CSI A differential data 1 -
A3		CSI0B_L0P_T0A	MIPI CSI A differential data 1 +
A5		CSI0A_L0N_T0B	MIPI CSI A differential data 2 -
A6		CSI0A_L0P_T0A	MIPI CSI A differential data 2 +
B6		CSI0B_L1N	MIPI CSI A differential data 3 -
B7		CSI0B_L1P_T0C	MIPI CSI A differential data 3 +
C4	CAM_A_SCL	SCL7	Camera A serial clock (PU 2.2K)
C3	CAM_A_SDA	SDA7	Camera A serial data (PU 2.2K)
F4	DISP_BL_EN	SPMI2_CSB	Backlight enable for MIPI DSI display (PD)
E18	DISP_BL_PWM	DSIP_PWM0	PWM dimming for MIPI DSI display (PD)
F3	DISP_VDD_EN	GPIO02	VDD logic enable for MIPI DSI display (PD)
AB8	MIPI DSI x 4 lanes (MPI DSI voltage)	DSI_CKN_T1C	MIPI DSI clock -
AB7		DSI_CKP_T1B	MIPI DSI clock +
AB11		DSI_D0N_T1A	MIPI DSI differential data 0 -
AB10		DSI_D0P_T0C	MIPI DSI differential data 0 +
AC9		DSI_D1N_T2B	MIPI DSI differential data 1 -
AC8		DSI_D1P_T2A	MIPI DSI differential data 1 +
AC6		DSI_D2N_T0B	MIPI DSI differential data 2 -
AC5		DSI_D2P_T0A	MIPI DSI differential data 2 +
AB5		DSI_D3N	MIPI DSI differential data 3 -
AB4		DSI_D3P_T2C	MIPI DSI differential data 3 +

Pin	Signal	CPU Pad Name	Description
AA3	DSI_TE	DSI_DSI_TE	Tearing effect (TE) of MIPI DSI display (PD)
M18	ADC_0	AUXIN4	ADC input 0
N18	ADC_1	AUXIN5	ADC input 1
AC18	NC		No connection
R19	JTAG_nTRST	JTRST	JTAG test reset (PU)
P19	NC		No connection
N17	JTAG_TCK	JTCK	JTAG test clock (PD)
P17	JTAG_TDI	JTDI	JTAG test data in (PD)
R17	JTAG_TDO	JTDO	JTAG test data out (PD)
N19	JTAG_TMS	JTMS	JTAG test mode select (PD)
C18	NC		No connection
B22, C16, P16, D6	NC		No connection
D7, Y29, Y30, Y31	NC		No connection
AA29, AA30, AA31	NC		No connection
AK32, AK33, AL32	NC		No connection
AL33, AM32, AM33	NC		No connection
F18	PWM_1	GPIO16	Pulse width modulation 1
G18	PWM_2	GPIO17	Pulse width modulation 2
H18	PWM_3	GPIO11	Pulse width modulation 3
J18, K18, AB17	NC		No connection
AC17, AB19, AC19	NC		No connection
C14	UART_A_CTS	UART2_TXD	UART A clear to send (PD)
C13	UART_A_RTS	UART2_RXD	UART A request to send (PD)
A14	UART_A_RX	UART1_RXD	UART A receive data (PD)
B13	UART_A_TX	UART1_TXD	UART A transmit data (PD)
D16	UART_B_CTS	UART_CTS (GPIO_36)	UART B clear to send (PD)
D15	UART_B_RTS	UART_RTS (GPIO_37)	UART B request to send (PD)
D14	UART_B_RXD	UART_RXD (GPIO_39)	UART B receive data (PD)
D13	UART_B_TXD	UART_TXD (GPIO_38)	UART B transmit data (PD)
A22	UART_C_RX	CMMRST0	UART C receive data (PD)
B23	UART_C_TX	CMMPDN0	UART C transmit data (PD)
D22	UART_CON_RX	UART0_RXD	UART console receive (PU)
D23	UART_CON_TX	UART0_TXD	UART console transmit (PU)
C22, C23, M34	NC		No connection
V21	I2S_A_DATA_IN	I2SIN0_DI	I ² S A data input
W21	I2S_A_DATA_OUT	I2SOUT0_DO	I ² S A data output
V19	I2S_B_DATA_IN	DMIC1_DAT0	I ² S B data input
W19	I2S_B_DATA_OUT	GBE_AUX_PPS1	I ² S B data output
W20	I2S_A_BITCLK	I2SIN0_BCK	I ² S A bit clock
W18	I2S_A_LRCLK	I2SIN0_LRCK	I ² S A left/right clock
V18	I2S_MCLK	I2SIN0_MCK	I ² S master clock
AB2	PCIe A lane 0 (PCIe voltage)	PCIE1_RXN	PCIe A receive data 0 -
AB1		PCIE1_RXP	PCIe A receive data 0 +
AC3		PCIE1_TXN	PCIe A transmit data 0 -
AC2		PCIE1_TXP	PCIe A transmit data 0 +
V2	PCIe_A_PERST#	PCIE1_RERESSET_N	PCIe A reset, active low
L34, L35, K35, L33	NC		No connection

(To be continued...)

Pin	Signal	CPU Pad Name	Description
W2	PCle_CLKREQ#	PCIE1_CLKREQ_N	PCle clock request, active low (PU 10K)
Y1	PCle_A_REFCLK_N	PCIE_CKN	PCle 1 reference clock – (PD 49.9R)
W1	PCle_A_REFCLK_P	PCIE_CKP	PCle 1 reference clock + (PD 49.9R)
R2	PCIE_SM_ALERT#	GPIO01	PCle 1 wakeup, active low (PD)
T1	PCle_SMCLK	SCL3	USB 0 high-speed data – (PU 2.2K)
U1	PCle_SMDAT	SDA3	USB 0 high-speed data + (PU 2.2K)
T2	PCle_WAKE#	PCIE1_WAKE_N	USB-C VBUS enable (PU 10K)
D11	USB C data (USB voltage)	USB_DM_P3	USB C data -
D10		USB_DP_P3	USB C data +
C10	USB_C_EN	USB3_DRV_VBUS	USB C enable
D9, C8	NC		No connection
B11	USB C SS (USB voltage)	SSUSB_RXN_P1	USB C super-speed receive data -
B10		SSUSB_RXP_P1	USB C super-speed receive data +
A9		SSUSB_TXN_P1	USB C super-speed transmit data -
A8		SSUSB_TXP_P1	USB C super-speed transmit data +
C9	NC		No connection
D26	USB D data (USB voltage)	USB_DM_P2	USB D data -
D25		USB_DP_P2	USB D data +
C26	USB_D_EN	USB2_DRV_VBUS	USB D enable
D27, C28, C27	NC		No connection
AA15	I2C_A_SCL	SCP_SCL0	I ² C A serial clock (PU 2.2K)
AA16	I2C_A_SDA	SCP_SDA0	I ² C A serial data (PU 2.2K)
AA20	I2C_B_SCL	SCP_SCL1	I ² C B serial clock (PU 2.2K)
AA21	I2C_B_SDA	SCP_SDA1	I ² C B serial data (PU 2.2K)
AB13	USB A data (USB voltage)	USB_DM_P0	USB A data -
AC14		USB_DP_P0	USB A data +
AC16	USB_A_EN	USB0_DRV_VBUS	USB A enable
AB14	USB_A_ID	USB0_IDDIG	USB A OTG ID
AC15, AB22, AC21, AB20	NC		No connection
AB16	USB_A_VBUS		USB A VBUS (5V)
AB23	USB B data (USB voltage)	USB_DM_P1	USB B data -
AC22		USB_DP_P1	USB B data +
AC20	USB_B_EN	USB1_DRV_VBUS	USB B enable
AB22, AC21, AB20	NC		No connection
J21	SDIO_A_CD#	GPIO03	SDIO A card detect, active low (PD)
F21	SDIO_A_CLK	MSDC1_CLK	SDIO A clock (PD)
E20	SDIO_A_CMD	MSDC1_CMD	SDIO A command (PD)
G20	SDIO_A_DAT0	MSDC1_DAT0	SDIO A data 0 (PD)
G21	SDIO_A_DAT1	MSDC1_DAT1	SDIO A data 1 (PD)
H20	SDIO_A_DAT2	MSDC1_DAT2	SDIO A data 2 (PD)
H21	SDIO_A_DAT3	MSDC1_DAT3	SDIO A data 3 (PD)
C20	VSIM1_PMU	GPIO03	SIM1 power supply (1.8V/3.3V)
D21	SDIO_A_PWR_EN	GPIO04	SDIO A power enable (3.0V)

Pin	Signal	CPU Pad Name	Description
D20, T21	NC		No connection
K20	SDIO_B_CLK	MSDC2_CLK	SDIO B clock (PD)
K21	SDIO_B_CMD	MSDC2_CMD	SDIO B command (PD)
L20	SDIO_B_DAT0	MSDC2_DAT0	SDIO B data 0 (PD)
L21	SDIO_B_DAT1	MSDC2_DAT1	SDIO B data 1 (PD)
M21	SDIO_B_DAT2	MSDC2_DAT2	SDIO B data 2 (PD)
N20	SDIO_B_DAT3	MSDC2_DAT3	SDIO B data 3 (PD)
N21, P20, P21	NC		No connection
R21, T20, U20	NC		No connection
U21	SDIO_B_RST#	SPIM2_MISO	SDIO B reset, active low
D17	GPIO_A_0	GPIO06	GPIO
E17	GPIO_A_1	GPIO07	GPIO
F17	GPIO_A_2	GPIO08	GPIO
G17	GPIO_A_3	GPIO09	GPIO
H17	GPIO_A_4	GPIO10	GPIO
J17	GPIO_A_5	KPCOL1	GPIO
D19	GPIO_B_0	KPROW1	GPIO
E19	GPIO_B_1	SPIM2_CLK	GPIO
F19	GPIO_B_2	GPIO14	GPIO
G19	GPIO_B_3	CMMCLK2	GPIO
H19	GPIO_B_4	PCM_CLK	GPIO
J19	GPIO_B_5	PCM_SYNC	GPIO
K19	GPIO_B_6	PCM_DO	GPIO
L19	GPIO_B_7	PCM_DI	GPIO
D3	GPIO_C_0	DMIC0_CLK	GPIO
D4	GPIO_C_1	GPIO15	GPIO
E3	CAM_B_PWR	CMMPDN1	Camera B power
E4	eDP_BLK_EN	CMMRST1	eDP backlight enable
U32	GPIO_D_0	CMMCLK1	GPIO
U33	GPIO_D_1	I2SOUT0_MCK	GPIO
V32	GPIO_D_2	I2SOUT1_BCK	GPIO
V33	GPIO_D_3	I2SOUT2_LRCK	GPIO
W32	GPIO_D_4	SCL6	GPIO
W33	GPIO_D_5	SDA6	GPIO
Y32	GPIO_D_6	DSI_LCM_RST	GPIO
AF32	GPIO_E_0	SCL2	GPIO
AF33	GPIO_E_1	SDA2	GPIO
AG32	GPIO_E_2	SCL4	GPIO
AG33	GPIO_E_3	SDA4	GPIO
AH32	GPIO_E_4	GBE_TXER	GPIO
AH33	GPIO_E_5	GBE_INTR	GPIO
AJ32, AJ33, W15, W16, K17, L17	NC		No connection
Y15	SPI_A_CS0#	SPIM0_CLK	SPI A chip select, active low (PD)
U16	SPI_A_SCK	SPIM0_MISO	SPI A serial clock (PD)
U15	SPI_A_SDI	SPIM0_MOSI	SPI A serial data in (PD)
V15	SPI_A_SDO	SPIM1_CSB	SPI A serial data out (PD)

(To be continued...)

Pin	Signal	CPU Pad Name	Description
AA23	SPI_B_CS0#	SPIMO_CLK	SPI B chip select, active low
Y21	SPI_B_SCK	SPIM1_CLK	SPI B serial clock (PD)
Y22	SPI_B_SDI	SPIM1_MISO	SPI B serial data in (PD)
Y23	SPI_B_SDO	SPIM1_MOSI	SPI B serial data out (PD)
C30, Y33, D29, C29, D30, E16	NC		No connection
F15	GBE_COL	GBE_COL	Gigabit Ethernet collision
R15	ETH_A_RGMII_RX_CLK	GBE_RXC	Ethernet A RGMII receive clock
M15	ETH_A_RGMII_RX_DV	GBE_RXDV	Ethernet A RGMII receive data valid
L16	ETH_A_RGMII_RX_ER	GBE_RXER	Ethernet A RGMII receive error
N15	ETH_A_RGMII_RXD2	GBE_RXD2	Ethernet A RGMII receive data 2
P15	ETH_A_RGMII_RXD3	GBE_RXD3	Ethernet A RGMII receive data 3
J15	ETH_A_RGMII_TX_CLK	GBE_TXC	Ethernet A RGMII transmit clock
K16	ETH_A_RGMII_TX_EN	GBE_TXEN	Ethernet A RGMII transmit enable
K15	ETH_A_RGMII_RXD0	GBE_RXD0	Ethernet A RGMII receive data 0
L15	ETH_A_RGMII_RXD1	GBE_RXD1	Ethernet A RGMII receive data 1
H15	ETH_A_RGMII_TXD0	GBE_TXD0	Ethernet A RGMII transmit data 0
G15	ETH_A_RGMII_TXD1	GBE_TXD1	Ethernet A RGMII transmit data 1
H16	ETH_A_RGMII_TXD2	GBE_TXD2	Ethernet A RGMII transmit data 2
G16	ETH_A_RGMII_TXD3	GBE_TXD3	Ethernet A RGMII transmit data 3
N16	ETH_A_PPS	GBE_AUX_PPS0	Ethernet A pulse per second
E1, D2, P1, L1, K2	NC		No connection
M1, N1, H1, J2, J1	NC		No connection

Pin	Signal	CPU Pad Name	Description
K1, G1, F1, G2, F2	NC		No connection
C6, C7, M2, AB35	NC		No connection
C34	EDP0_AUX_M	EDPAUXN	eDP 0 auxiliary channel - (PU 100K)
C33	EDP0_AUX_P	EDPAUXP	eDP 0 auxiliary channel + (PD 100K)
D31	eDP_A_BL_EN	SPIM2_MOSI	eDP A backlight enable
D33	eDP_A_BL_HPD	eDP_HPD	eDP A backlight hot-plug detection (PD 1M)
C31	eDP_A_BL_PWM	DISP_PWM1	eDP A backlight PWM control
A31	eDP 0 transmit x 4 lanes (eDP HBR2/3 voltage)	EDP_LN0_TXN	eDP 0 transmit lane 0 -
A30		EDP_LN0_TXP	eDP 0 transmit lane 0 +
B32		EDP_LN1_TXN	eDP 0 transmit lane 1 -
B31		EDP_LN1_TXP	eDP 0 transmit lane 1 +
A34		EDP_LN2_TXN	eDP 0 transmit lane 2 -
A33		EDP_LN2_TXP	eDP 0 transmit lane 2 +
B35		EDP_LN3_TXN	eDP 0 transmit lane 3 -
B34		EDP_LN3_TXP	eDP 0 transmit lane 3 +
H33	DP_AUX-	DP_SBU2	DP auxiliary channel - (PD 100K)
G33	DP_AUX+	DP_SBU1	DP auxiliary channel + (PD 100K)
G32	DP_TX_HPD	DP_TX_HPD	DP hot plug detect (PD 1M)
E35	DP_D0-	SSUSBDP_RXN_P2	DP lane 0 data -
D35	DP_D0+	SSUSBDP_RXP_P2	DP lane 0 data +
F34	DP_D1-	SSUSBDP_TXN_P2	DP lane 1 data -
E34	DP_D1+	SSUSBDP_TXP_P2	DP lane 1 data +
H35	DP_D2-	SSUSBDP_TXN_P1	DP lane 2 data -
G35	DP_D2+	SSUSBDP_TXP_P1	DP lane 2 data +
J34	DP_D3-	SSUSBDP_RXN_P1	DP lane 3 data -
H34	DP_D3+	SSUSBDP_RXP_P1	DP lane 3 data +

* Apart from those specified here, any pins not included in these sheets are not connected.

Ordering Information

Nomenclature: VOSM520-OS-S-T

OS (Operating System): A – Android; Y – Yocto

S (Storage): L – 64GB UFS; H – 128GB UFS

T (Temperature): D – -20°C ~ +60°C; E – -40°C ~ +80°C

Example Ordering No.	Operating system	Memory	Storage	Temperature Range	Packaging
VOSM520-ALD	Android	4GB LPDDR5	64GB UFS	-20°C ~ +60°C	LGA
VOSM520-YHE	Yocto	4GB LPDDR5	128GB UFS	-40°C ~ +80°C	LGA

Packing List

VOSM520 system-on-module	1
--------------------------	---